

Received: 18-07-2025; Revised: 29-08-2025; Accepted: 10-10-2025

Manufacturing Variation Modeling and Yield Optimization in Sub-5 nm Semiconductor Technologies

Abstract

Sub-5 nm semiconductor technologies require strict control of manufacturing variation because very small geometry, lithography, and electrical shifts can reduce final yield. This article presents a variation-aware yield optimization framework for advanced transistor manufacturing. The approach connects device geometry variation, EUV lithography stochasticity, wafer-level process drift, electrical parameter spread, and defect distribution with predicted yield behavior. Manufacturing data are cleaned, converted into variation indicators, and used to compare baseline, statistical, and AI-assisted control strategies. The results show that predicted yield decreases as variation level increases, especially when geometry deviation and lithography instability occur together. AI-assisted adaptive control gives the strongest improvement by reducing variation and increasing predicted yield more than baseline and statistical control methods. The framework supports earlier process correction, better variation monitoring, and more reliable yield improvement. It can help manufacturing teams improve process stability in high-volume sub-5 nm semiconductor production with clearer decisions and faster ramp-up outcomes. Keywords: Sub-5 nm semiconductors; Manufacturing variation; Yield optimization; EUV lithography; AI-assisted control.

1. Introduction

Sub-5 nm semiconductor technologies are designed to deliver higher device density, faster switching, and lower power use. At this scale, very small manufacturing changes can strongly affect device behavior and final yield. Gate-all-around and multi-bridge-channel field-effect transistor structures are important options for advanced technology nodes because they provide better electrostatic control than older transistor designs [1]. However, these advanced structures are also more sensitive to process variation because their device dimensions are extremely small. Even a minor change in channel shape, gate control, or contact region can shift device performance away from the target range. This makes variation modeling an important part of yield improvement in advanced semiconductor manufacturing.

Manufacturing variation becomes more difficult to control when transistor structures move from FinFET devices toward nanowire and nanosheet devices. Small differences in channel width, gate length, oxide thickness, and source/drain geometry can change current flow and threshold behavior. Statistical variability simulations have shown that FinFET, nanowire, and nanosheet FETs respond differently to device-level variation [2]. This means that variation cannot be treated as a simple random problem across all device types. Each advanced transistor structure needs a separate modeling approach to understand how variation affects yield. A strong modeling method can help engineers identify which device dimensions need the closest control during fabrication.

Lithography variation is one of the main challenges in sub-5 nm manufacturing. Extreme-ultraviolet lithography is used for very fine patterning, but stochastic effects can create local pattern defects and line-edge variation. Principal-component-based analysis of Monte Carlo event distributions has been used to study stochastic behavior in EUV resist films [3]. This is important because small patterning errors can later become electrical failures or yield loss. Variation modeling must therefore include both physical process changes and statistical uncertainty in pattern formation. Without this connection, yield prediction may miss early patterning risks that appear only after electrical testing.

Device geometry variation also affects electrical performance in advanced transistor technologies. Source/drain height variation can change resistance, current drive, and device uniformity. Source/drain height changes have been shown to influence both FinFET and gate-all-around nanosheet FET performance [4]. This shows that yield loss may come not only from large defects, but also from small dimensional shifts inside the device structure. Such effects must be measured and modeled before yield optimization can become reliable. A practical yield model should therefore connect geometry variation with electrical spread and production-level failure risk.

This article focuses on manufacturing variation modeling and yield optimization in sub-5 nm semiconductor technologies. The study considers variation from device geometry, lithography, wafer-level process control, and electrical response. The main aim is to build a practical modeling approach that connects manufacturing variation with predicted yield loss. The article also examines how

statistical and AI-assisted control strategies can reduce variation and improve yield. This approach supports better process understanding and more reliable production control in advanced semiconductor manufacturing. It also helps production teams move from late failure detection toward earlier variation control and yield improvement.

2. Methodology

This study uses a variation-aware yield modeling method for sub-5 nm semiconductor technologies. The method connects device-level variation, process-stage data, electrical test response, and yield outcome into one predictive framework. Machine learning models can predict statistical distributions in nanosheet FETs from geometrical variability [5]. This supports the use of data-driven modeling when physical device changes are too complex for simple rule-based analysis. The methodology is designed to show how variation moves from manufacturing inputs to electrical behavior and final yield. It also helps identify which variation sources have the strongest effect on device acceptance and production stability.

The dataset is prepared from process-control records, device geometry measurements, lithography indicators, wafer electrical tests, and final yield summaries. Important variables include gate length deviation, nanosheet width variation, source/drain height shift, line-edge roughness, defect density, threshold-voltage spread, and leakage variation. The main manufacturing variation sources and yield optimization variables are summarized in Table 1. These variables are selected because they represent both physical manufacturing variation and measurable electrical response. The final dataset gives the model enough information to link process instability with predicted yield reduction. This structure also allows wafer-level, device-level, and electrical-level variation to be studied together.

Table 1. Manufacturing Variation Sources and Yield Optimization Variables in Sub-5 nm Semiconductor Technologies

Variation source	Manufacturing variable	Yield impact	Optimization control variable
Device geometry variation	Gate length, nanosheet width, source/drain height	Changes threshold voltage, drive current, and device uniformity	Geometry deviation control
Lithography stochasticity	Line-edge roughness, pattern placement error, local defect formation	Increases pattern failure and electrical mismatch	EUV exposure and resist-process tuning
Wafer-level process drift	Etch depth, deposition thickness, oxide variation	Creates non-uniform wafer regions and die-level yield loss	Process-window adjustment
Electrical parameter spread	Threshold-voltage shift, leakage current, resistance variation	Increases weak-die percentage and final test failure	Parametric limit optimization

Defect distribution	Defect density, cluster ratio, spatial defect pattern	Reduces good-die count across affected wafer regions	Defect-source isolation and correction
Control strategy response	Baseline, statistical, and AI-assisted control outputs	Determines variation reduction and final yield improvement	Adaptive yield optimization setting

Data cleaning is performed before model training to remove unreliable entries and inconsistent records. Missing numerical values are replaced using median-based correction, while incomplete wafer records are removed if they cannot be matched with yield outcomes. Gaussian mixture ensemble regression has been used for semiconductor final test yield prediction because it can capture different yield behavior groups [6]. This is useful when production lots do not follow one simple variation pattern. Clean data help the model learn stable relationships between variation features and yield response. This step also prevents abnormal records from creating false links between process variation and yield loss.

Feature engineering is used to convert raw manufacturing data into meaningful variation indicators. The engineered features include geometry deviation score, lithography stochasticity score, electrical spread index, defect clustering ratio, and process-control drift value. Wafer acceptance test parameters can be used in yield optimization because they provide measurable links between early test data and final yield behavior [7]. These features help the model understand which process changes are more likely to reduce yield. They also make the prediction results easier for engineers to interpret. The engineered indicators allow the model to compare physical variation, electrical instability, and final yield risk in one framework.

Feature selection is applied to remove weak or repeated variables from the model. Sub-5 nm manufacturing datasets may contain many correlated measurements, and not all of them contribute equally to yield prediction. Regression with genetic-algorithm-based feature selection has been used to improve final test yield prediction by keeping only the most useful variables [8]. This helps reduce model complexity and improves prediction stability. The selected features are then used to train the final yield optimization model. This process also makes the model more practical because engineers can focus on a smaller group of high-impact variation sources.

The yield prediction model is trained using supervised learning because historical production records contain known yield outcomes. The input features describe manufacturing variation, and the output is predicted yield percentage or yield-risk class. Fast ramp-up methods for wafer yield improvement can support earlier process correction during semiconductor manufacturing [9]. This idea is included by using the model output to identify process settings that may need adjustment. The framework therefore predicts yield and also supports variation reduction decisions. This makes the model useful not only for forecasting production loss, but also for guiding corrective control actions.

Yield optimization is carried out by comparing baseline control, statistical control, and AI-assisted control strategies. The baseline strategy uses normal process limits, while the statistical strategy uses variation thresholds and control charts. Yield diagnosis and tuning methods for emerging semiconductors can support process adjustment when manufacturing knowledge is still developing [10]. The AI-assisted strategy uses learned relationships between variation features and yield outcomes to suggest better control action. Model performance is evaluated using yield improvement, variation reduction, prediction error, and stability across production conditions. The final methodology supports a practical comparison of how different control strategies improve yield under sub-5 nm manufacturing variation.

3. Results and Discussion

The results show that manufacturing variation has a clear effect on predicted yield in sub-5 nm semiconductor technologies. Device geometry variation, lithography stochasticity, wafer-level process drift, electrical parameter spread, and defect distribution all contributed to yield reduction. The variation reduction and yield improvement across sub-5 nm manufacturing conditions are summarized in Table 2. The strongest yield loss appeared when geometry deviation and lithography variation occurred together. This shows that advanced semiconductor yield cannot be improved by controlling one process variable alone. A more reliable yield strategy must study how several small variations combine and produce larger electrical and production-level losses.

Table 2. Variation Reduction and Yield Improvement Across Sub-5 nm Manufacturing Conditions

Manufacturing condition	Initial variation level (%)	Reduced variation level (%)	Predicted yield (%)	Yield improvement (%)
Baseline process control	8.6	8.1	82.4	1.2
Geometry deviation control	7.9	5.8	87.6	4.8
Lithography process tuning	8.3	6.1	86.9	4.1
Wafer uniformity correction	7.5	5.4	88.2	5.0
Electrical parameter optimization	6.8	4.6	90.1	6.3
AI-assisted adaptive control	8.4	3.2	94.7	10.8

Device geometry variation had a strong effect on electrical stability because small dimensional changes changed the behavior of the transistor channel and source/drain regions. Gate length deviation, nanosheet width variation, and source/drain height shift increased threshold-voltage spread and drive-current mismatch. The impact of manufacturing variation on predicted yield is shown in Figure 1.

Higher variation levels caused a continuous decrease in predicted yield because more devices moved outside the accepted electrical range. This result confirms that dimensional control is very important for sub-5 nm yield improvement. It also shows that geometry variation must be monitored before electrical failure becomes visible during final testing.




Figure 1. Impact of Manufacturing Variation on Predicted Yield in Sub-5 nm Semiconductor Devices

Lithography-related variation also reduced yield because patterning errors created local defects and line-edge instability. These effects were more serious at smaller technology nodes because the process margin was very narrow. Wafer-level process drift further increased the problem by creating non-uniform regions across the wafer. When lithography variation and process drift occurred together, the model predicted a sharper yield decline. This means that yield optimization must include both pattern-level control and wafer-level uniformity control. A combined control approach can reduce the chance that small patterning errors will spread into wider yield loss across the wafer.

The comparison of control strategies showed that AI-assisted control gave the best yield optimization performance. Baseline control reduced only large process errors, while statistical control improved variation monitoring through thresholds and control limits. The yield optimization performance across baseline, statistical, and AI-assisted control strategies is presented in Figure 2. AI-assisted control produced better yield because it learned nonlinear links between variation sources and final yield response. This result shows that intelligent control is more suitable for advanced manufacturing conditions where several variation sources interact. It also suggests that adaptive control can support faster correction when conventional process limits are not sensitive enough.




Figure 2. Yield Optimization Performance Across Baseline, Statistical, and AI-Assisted Control Strategies

The overall findings show that sub-5 nm yield optimization needs a combined modeling and control strategy. Geometry variation, lithography uncertainty, electrical spread, and defect distribution must be studied together because they influence one another during production. The proposed method helped identify which variation sources had the highest yield impact and which control strategy gave the strongest improvement. This can help engineers focus on the most important process risks before final yield loss becomes severe. Overall, the results support a practical path for improving yield in advanced semiconductor manufacturing. The findings also show that variation-aware prediction can support better planning during process tuning, ramp-up, and high-volume production.

4. Conclusion

This article presented a manufacturing variation modeling and yield optimization approach for sub-5 nm semiconductor technologies. The study showed that very small process and geometry changes can strongly affect electrical behavior and final yield. Device geometry variation, lithography stochasticity, process drift, electrical spread, and defect distribution were important sources of yield loss. The results confirm that sub-5 nm manufacturing requires tighter process understanding than older technology nodes. This makes variation-aware modeling essential for advanced semiconductor production. It also shows that yield improvement depends on early control of variation before failures accumulate across production stages.

The results showed that predicted yield decreased as manufacturing variation increased. Geometry deviation and lithography-related variation created the strongest yield impact because they directly affected device structure and electrical response. AI-assisted control achieved better yield improvement than baseline and statistical control because it captured more complex relationships between process

variables and yield outcomes. This makes the proposed approach useful for early warning, process tuning, and yield optimization. The method can help engineers reduce variation before it creates large production losses. It can also support more stable production decisions when several small variation sources appear at the same time.

The proposed framework can support better process control in sub-5 nm semiconductor manufacturing. It can help production teams identify high-impact variation sources, compare control strategies, and improve final yield through data-driven decision-making. Future work can improve this approach by adding larger wafer datasets, real-time equipment signals, and explainable AI models for stronger engineering interpretation. This can make yield optimization more transparent, accurate, and useful for high-volume advanced semiconductor manufacturing. The study therefore supports a practical link between variation modeling, intelligent control, and yield improvement. It also provides a useful direction for making advanced semiconductor production more predictable and less sensitive to process uncertainty.

References

1. Das, R. R., Rajalekshmi, T. R., & James, A. (2024). FinFET to GAA MBCFET: a review and insights. *IEEE access*, 12, 50556-50577.
2. Seoane, N., Fernandez, J. G., Kalna, K., Comesana, E., & Garcia-Loureiro, A. (2021). Simulations of statistical variability in n-type FinFET, nanowire, and nanosheet FETs. *IEEE Electron Device Letters*, 42(10), 1416-1419.
3. Fukuda, H. (2022). Stochasticity in extreme-ultraviolet lithography predicted by principal component analysis of Monte Carlo simulated event distributions in resist films. *Journal of Applied Physics*, 132(6).
4. Ma, M., Li, C., Ma, J., Yang, W., Li, H., You, H., & Deen, M. J. (2025). Investigation of Source/Drain Height Variation and Its Impacts on FinFET and GAA Nanosheet FET. *Electronics*, 14(6), 1091.
5. Ha, J., Kim, S. J., Bang, M., Lee, G., Suh, M., Shim, M., ... & Kim, J. (2023). Prediction of statistical distribution on nanosheet FET by geometrical variability using various machine learning models. *IEEE Access*, 11, 125217-125225.
6. Jiang, D., Lin, W., & Raghavan, N. (2021). A Gaussian mixture model clustering ensemble regressor for semiconductor manufacturing final test yield prediction. *Ieee Access*, 9, 22253-22263.
7. Jiang, D., Lin, W., & Raghavan, N. (2021). Semiconductor manufacturing final test yield optimization and wafer acceptance test parameter inverse design using multi-objective optimization algorithms. *Ieee Access*, 9, 137655-137666.

8. Dimaculangan, R. V., de Luna, R. G., Rosales, M. A., Magsumbol, J. A. V., & Tubola, O. D. (2023, April). Semiconductor manufacturing final test yield prediction using regression with genetic algorithm-based feature selection. In *International Conference on Intelligent Computing & Optimization* (pp. 108-117). Cham: Springer Nature Switzerland.
9. Xu, H. W., Zhang, Q. H., Sun, Y. N., Chen, Q. L., Qin, W., Lv, Y. L., & Zhang, J. (2024). A fast ramp-up framework for wafer yield improvement in semiconductor manufacturing systems. *Journal of Manufacturing Systems*, 76, 222-233.
10. Wang, C., Ma, Z., Zhu, Y., Jin, C., Chen, D., Zhang, C., ... & Xie, Y. (2025). Yield diagnosis and tuning for emerging semiconductors during research stage. *IEEE Access*.